## FlexOut Ultra Low Jitter Clock Generator

## Features

$\rightarrow$ Ultra low jitter 156.25 MHz clock generator $<0.1 \mathrm{ps} \max$ ( 12 k to 20 MHz ) in LVPECL configuration
$\rightarrow 6$ differential outputs with 2 banks
$\rightarrow$ User configurable output signaling standard for each bank: LVDS or LVPECL or HCSL
$\rightarrow$ Separate supply voltages for customizable output levels
$\rightarrow$ Low skew between outputs within banks ( $<40 \mathrm{ps}$ )
$\rightarrow 2.5 \mathrm{~V} / 3.3 \mathrm{~V}$ power supply
$\rightarrow$ Industrial temperature support
$\rightarrow$ LQFP-48 package

## Description

The PI6CXG06F62a is part of Pericom's FlexOut clock generator family. FlexOut generators combine a low jitter high performance clock generator along with fanout capabilities. It also integrates a unique feature with user configurable output signaling standards on per bank basis which provide great flexibility to users. This device is ideal for systems that need to distribute low jitter clock signals to multiple destinations.

## Applications

$\rightarrow$ Networking systems including switches and routers
$\rightarrow$ High frequency backplane based computing and telecom platforms

## Block Diagram



Pin Configuration (48-Pin LQFP)


## Pinout Table

| Pin \# | Pin Name | Type | Description |
| :---: | :---: | :---: | :---: |
| 2, 3, 19, 21 | GND | Power | Connect to Ground |
| 14 | SOURCE_OE | Input | Control of embedded clock source ON/ OFF |
| 15, 16 | VDD_INTCLK | Power | Voltage supply for embedded clock source |
| 17 | VDD | Power | Power supply for core |
| 20 | IREF | Output | Reference current for HCSL output tuning. Typically connected with external $475 \Omega$ resistor to GND |
| 22, 23 | $\begin{aligned} & \text { nQB2 } \\ & \text { QB2 } \end{aligned}$ | Output | Bank B differential output pair. Pin selectable LVPECL/LVDS/HCSL interface levels. |
| 24, 27, 36 | VDDO | Power | Power supply for output buffers |
| 25, 26 | $\begin{aligned} & \mathrm{nQB} 1 \\ & \mathrm{QB} 1 \end{aligned}$ | Output | Bank B differential output pair. Pin selectable LVPECL/LVDS/HCSL interface levels. |
| 28 | OPMODEB0 | Input | Bank B output selection pin |
| 29 | OPMODEB1 | Input | Bank B output selection pin |
| 30, 31 | $\begin{aligned} & \text { nQB0 } \\ & \text { QB0 } \end{aligned}$ | Output | Bank B differential output pair. Pin selectable LVPECL/LVDS/HCSL interface levels. |
| 32,33 | $\begin{aligned} & \text { nQA2 } \\ & \text { QA2 } \end{aligned}$ | Output | Bank A differential output pair. Pin selectable LVPECL/LVDS/HCSL interface levels. |
| 34 | OPMODEA1 | Input | Bank A output selection pin |
| 35 | OPMODEA0 | Input | Bank A output selection pin |
| 37, 38 | $\begin{aligned} & \text { nQA1 } \\ & \text { QA1 } \end{aligned}$ | Output | Bank A differential output pair. Pin selectable LVPECL/LVDS/HCSL interface levels. |
| 39, 40 | $\begin{aligned} & \text { nQA0 } \\ & \text { QA0 } \end{aligned}$ | Output | Bank A differential output pair. Pin selectable LVPECL/LVDS/HCSL interface levels. |
| 41 | VDD_SEL0 | Power | Connect to power supply, tie high |
| 42 | VEE | Power | Connect to Negative power supply |
| 43 | Reserve | Output (Do not connect) | Embedded source debug pin. To be left open and not connected in application. |
| 49 | GND Pad | Power | Exposed pad to be connected to Ground |
| $\begin{aligned} & 1,4,5,6,7,8,9,10 \\ & 11,12,13,18,44 \\ & 45,46,47,48 \end{aligned}$ | NC | - | No connect |

Output Mode select function

| OPMODEA/B [1] | OPMODEA/B [0] | Output Bank A / Bank B Mode |
| :--- | :--- | :--- |
| 0 | 0 | LVPECL |
| 0 | 1 | LVDS |
| 1 | 0 | HCSL |
| 1 | 1 | Hi-Z |

Maximum Ratings (Above which the useful life may be impaired. For user guidelines, not tested)

Storage temperature $\qquad$ -55 to $+150^{\circ} \mathrm{C}$

Supply Voltage to Ground Potential
(All VDD, VDDO) $\qquad$ -0.5 to +4.6 V
Inputs (Referenced to GND) $\qquad$ -0.5 to VDD +0.5 V

Clock Output (Referenced to GND) $\qquad$ -0.5 to VDD +0.5 V
$\mathrm{V}_{\mathrm{EE}}$ $-0.5 \mathrm{~V}$

Latch up $\qquad$ $\pm 200 \mathrm{~mA}$

ESD Protection ................................. 2000 V min (HBM)

## Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Power Supply Characteristics and Operating Conditions

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\text {DD_ }} \mathrm{X}$ | Supply Voltage |  | 3.135 |  | 3.465 | V |
|  |  |  | 2.375 |  | 2.625 | V |
| V DDO | Output Supply Voltage |  | 3.135 |  | 3.465 | V |
|  |  |  | 2.375 |  | 2.625 | V |
| $\mathrm{V}_{\text {EE }}$ | Negative Supply Voltage |  | -0.5 |  | 0 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Core Power Supply Current | All outputs unloaded |  | 85 | 110 | mA |
| $\mathrm{I}_{\text {DDO }}$ | Output Power Supply Current | All LVPECL outputs unloaded |  | 69 | 100 |  |
|  |  | All LVDS outputs loaded |  | 82 | 100 |  |
|  |  | All HCSL outputs unloaded |  | 51 | 70 |  |
| $\mathrm{I}_{\text {DDTOTAL }}$ | Total Power Supply Current | All outputs unloaded |  |  | 210 |  |
| $\mathrm{T}_{\text {A }}$ | Ambient Operating Temperature |  | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

DC Electrical Specifications - LVCMOS Inputs

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High current | Input $=V_{\text {DD }}$ |  |  | 150 | uA |
| $\mathrm{I}_{\text {IL }}$ | Input Low current | Input $=$ GND | -150 |  |  | uA |
| $\mathrm{V}_{\text {IH }}$ | Input high voltage | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 2.0 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input low voltage | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | -0.3 |  | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input high voltage | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ | 1.7 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input low voltage | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ | -0.3 |  | 0.7 | V |

## DC Electrical Specifications- LVPECL Outputs

| Parameter | Description | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High voltage | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 2.1 |  | 2.6 | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ | 1.3 |  | 1.6 |  |
| VoL | Output Low voltage | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 1.3 |  | 1.8 | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ | 0.5 |  | 0.8 |  |

## DC Electrical Specifications- LVDS Outputs

| Parameter | Description | Conditions | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| VOH | Output High voltage |  |  | 1.433 |  | V |
| VOL | Output Low voltage |  |  | 1.064 |  | V |
| Vocm | Output common mode voltage |  |  | 1.25 |  | V |
| DVocm | Change in Vocm between output <br> states |  | 85 |  | 55 | mV |
| Ro | Output impedance |  |  | 140 | $\Omega$ |  |

## DC Electrical Specifications- HCSL Outputs

| Parameter | Description | Conditions | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| VOH | Output High voltage |  | 520 | 800 |  | mV |
| V $_{\text {OL }}$ | Output Low voltage |  |  | 0 | 150 | mV |

## AC Electrical Specifications - Differential Outputs

| Parameter | Description | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Fout | Clock output frequency |  |  | 156.25 |  | MHz |
| $\mathrm{F}_{\text {STAB }}$ | Frequency stability |  |  |  | $\pm 25$ | ppm |
| $\mathrm{T}_{\mathrm{r}}$ | Output rise time | From 20\% to 80\% |  | 150 |  | ps |
| $\mathrm{T}_{\mathrm{f}}$ | Output fall time | From 80\% to 20\% |  | 150 |  | ps |
| Todc | Output duty cycle | Generator mode | 48 |  | 52 | \% |
| $\mathrm{V}_{\text {PP }}$ | Output swing Single-ended | LVPECL outputs | 400 |  |  | mV |
|  |  | LVDS outputs | 250 |  |  |  |
|  |  | HCSL outputs | 520 |  |  |  |
| $\mathrm{T}_{\text {PHASEJ }}$ | Phase jitter RMS | LVPECL |  | 0.07 | 0.1 | ps |
|  |  | LVDS |  | 0.09 | 0.12 |  |
|  |  | HCSL |  | 0.09 | 0.15 |  |
| $\mathrm{V}_{\text {CROSS }}$ | Absolute crossing voltage | HCSL | 160 |  | 460 | mV |
| DV ${ }_{\text {Cross }}$ | Total variation of crossing voltage | HCSL |  |  | 140 | mV |
| TSK | Output Skew | 6 outputs devices, outputs in same bank, with same load, at DUT. |  | 40 |  | ps |
| $\mathrm{T}_{\text {OD }}$ | Valid to HiZ |  | 200 |  |  | ns |
| ToE | HiZ to valid |  | 200 |  |  | ns |

## Output Skew

Output Skew $\mathrm{T}_{\mathrm{sk}}$


TsK = TPLHy - TPLHx or TSK $=$ TPHLy - TPHLx

## Phase Noise Plots

LVPECL


LVDS


HCSL


## Configuration Test Load Board Termination for HCSL outputs



Configuration Test Load Board Termination for LVPECL/ LVDS
LVPECL/ LVDS Buffer

*Remove for LVDS

## Application information

## Suggest for Unused Inputs and Outputs

## LVCMOS Input Control Pins

It is suggested to add pull-up=4.7k and pull-down=1k for LVCMOS pins even though they have internal pull-up/down but with much higher value ( $>=50 \mathrm{k}$ ) for higher design reliability.

## Outputs

All unused outputs are suggested to be left open and not connected to any trace. This can lower the IC power supply power.

## Power Decoupling \& Routing

## VDD Pin Decoupling

As general design rule, each VDD pin must have a $0.1 u F$ decoupling capacitor. For better decoupling, luF can be used. Locating the decoupling capacitor on the component side has better decoupling filter result as below.


Placement of Decoupling caps

## Device LVPECL Output Terminations

## LVPECL Output Popular Termination

The most popular LVPECL termination is 150 ohm pull-down bias and 100 ohm across at RX side. Please consult ASIC datasheet if it already has 100 ohm or equivalent internal termination. If so, do not connect external 100 ohm across. This popular termination's advantage is that it does not allow any bias through from $V_{D D}$. This prevents $V_{D D}$ system noise coupling onto clock trace.


LVPECL Output Popular Termination

## LVPECL Output Thevenin Termination

Below is an LVPECL output Thevenin termination which is used for shorter trace drive (<5in.), but it takes $\mathrm{V}_{\mathrm{DD}}$ bias current and $\mathrm{V}_{\mathrm{DD}}$ noise can get onto clock trace. It also requires more component count. So it is seldom used today.


LVPECL Thevenin Output Termination

## LVPECL Output AC Thevenin Termination

LVPECL AC Thevenin terminations require a 150 ohm pulldown before the AC coupling capacitor at the source as shown below. Note that pull-up/down resistor value is swapped compared to the previous example. This circuit is good for short trace (<5in.) application only.


LVPECL Output AC Thenvenin Termination

## LVPECL Output Drive HCSL Input

Using the LVPECL output to drive a HCSL input can be done using a typical LVPECL AC Thenvenin termination scheme. Use pull-up/down $450 / 60 \mathrm{ohm}$ to generate $\mathrm{Vcm}=0.4 \mathrm{~V}$ for the HCSL input clock. This termination is equivalent to 50 Ohm load as shown below.


LVPECL Output Drive HCSL Termination

## LVPECL Output V_swing Adjustment

It is suggested to add another cross 100 ohm at TX side to tune the LVPECL output V_swing without changing the optimal 150ohm pull-down bias in Fig. 12. This form of double termination can reduce the V_swing in $1 / 2$ of the original at the RX side. By fine tuning the 100 ohm resistor at the TX side with larger values like 150 to 200 ohm, one can increase the V_swing by > 1/2 ratio.


LVPECL Output V_swing Adjustment

## LVDS Output Termination

LVDS termination is different from LVPECL by removing the 150ohm pull-down bias. LVDS requires anRX termination equivalent of 100 ohm across at the RX side. LVDS can be implemented via AC coupling if the ASIC has an internal termination with DC bias.


LVDS Ouput Driving LVDS Input

## HCSL Output Termination

HCSL output is mostly used in PCIe reference clocking. It needs DC coupling to drive HCSL input with TX a $33 / 50$ ohm termination. To get better SI, it is better to put 33/50 termination on the component side. HCSL can AC drive LVPECL, LVDS and CML inputs too, but the V_swing will be $1 ⁄ 2$ of the HCSL V_swing due to the TX and RX side double 50 ohm termination.


HCSL Output Termination

## Clock Jitter Definitions

Total jitter $=$ RJ + DJ
Random Jitter (RJ) is unpredictable and unbounded timing noise that can fit in a Gaussian math distribution in RMS. RJ test values are directly related with how long or how many test samples are available. Deterministic Jitter (DJ) is timing jitter that is predictable and periodic in fixed interference frequency. Total Jitter (TJ) is the combination of random jitter and deterministic jitter: , where is a factor based on total test sample count. JEDEC std. specifies digital clock TJ in 10k random samples.

## Phase Jitter

Phase noise is short-term random noise attached on the clock carrier and it is a function of the clock offset from the carrier, for example $\mathrm{dBc} / \mathrm{Hz@1} @ \mathrm{kHz}$ which is phase noise power in $1-\mathrm{Hz}$ normalized bandwidth vs. the carrier power @ 10 kHz offset. Integration of phase noise in plot over a given frequency band yields RMS phase jitter, for example, to specify phase jitter $<=1 \mathrm{ps}$ at 12 k to 20 MHz offset band as SONET standard specification.

## PCIe Ref_CLK Jitter

PCIe reference clock jitter specification requires testing via the PCI-SIG jitter tool, which is regulated by US PCI-SIG organization. The jitter tool has PCIe Serdes embedded filter to calculate the equivalent jitter that relates to data link eye closure. Direct peak-peak jitter or phase jitter test data, normally is higher than jitter measure using PCI-SIG jitter tool. It has high-frequency jitter and low-frequency jitter spec. limit. For more information, please refer to the PCI-SIG website: http://www.pcisig.com/ specifications/pciexpress/

## Device Thermal Calculation

Figure below shows the JEDEC thermal model in a 4-layer PCB.


JEDEC IC Thermal Model

Important factors to influence device operating temperature are:

1) The power dissipation from the chip ( $\mathrm{P}_{-} c h i p$ ) is after subtracting power dissipation from external loads. Generally it can be the no-load device Idd
2) Package type and PCB stack-up structure, for example, loz 4 layer board. PCB with more layers and are thicker has better heat dissipation
3) Chassis air flow and cooling mechanism. More air flow $\mathrm{M} / \mathrm{s}$ and adding heat sink on device can reduce device final die junction temperature Tj

The individual device thermal calculation formula:
$\mathrm{Tj}=\mathrm{Ta}+$ Pchip x Ja
$\mathrm{Tc}=\mathrm{Tj}-\mathrm{Pchip} \mathrm{x} \mathbf{J c}$
Ja $\qquad$ Package thermal resistance from die to the ambient air in C/W unit; This data is provided in JEDEC model simulation. An air flow of $1 \mathrm{~m} / \mathrm{s}$ will reduce Ja (still air) by 20~30\%

Jc $\qquad$ Package thermal resistance from die to the package case in C/W unit

Tj ___ Die junction temperature in C (industry limit <125C max.)
Ta $\qquad$ Ambiant air température in C

Tc $\qquad$ Package case temperature in C
Pchip $\qquad$ IC actually consumes power through Iee/GND current
device Iee or GND current to calculate Tj , especially for LVPECL buffer ICs that have a 150 ohm pull-down and equivalent 100ohm differential RX load.

## Thermal calculation example

To calculate Tj and Tc of PI6CV304 in an SOIC-8 package:
Step 1: Go to Pericom web to find Ja=157 C/W, Jc=42 C/W http://www.pericom.com/support/packaging/packaging-me-chanicals-and-thermal-characteristics/

Step 2: Go to device datasheet to find Idd=40mA max.

| ID | Supply Curent | $\mathrm{C}_{\mathrm{L}}=33 \mathrm{p} / 33 \mathrm{MHz}$ | 20 | md |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{C}_{\mathrm{L}}=33 \mathrm{p} \mathrm{F} / 66 \mathrm{MHz}$ | 40 |  |
|  |  | $\mathrm{C}_{\mathrm{L}}=22 \mathrm{p} / 8 \mathrm{ComHz}$ | 35 |  |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{~F} \mathrm{~F} / 100 \mathrm{MHz}$ | 32 |  |
|  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pFF} / 125 \mathrm{MHz}$ | 28 |  |
|  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{p} / 155 \mathrm{MHz}$ | 41 |  |

Step 3: P_total $=3.3 \mathrm{Vx} 40 \mathrm{~mA}=0.132 \mathrm{~W}$
Step 4: If Ta=85C

$$
\begin{aligned}
& \mathrm{Tj}=85+\mathrm{Ja} \text { xP_total }=85+25.9=105.7 \mathrm{C} \\
& \mathrm{Tc}=\mathrm{Tj}+\mathrm{Jc} \times \mathrm{xP} \text { _total }=105.7-5.54=100.1 \mathrm{C}
\end{aligned}
$$

Note:
The above calculation is directly using Idd current without subtracting the load power, so it is a conservative estimation. For more precise thermal calculation, use P_unload or P_chip from device Iee or GND current to calculate Tj , especially for LVPECL buffer ICs that have a 150 ohm pull-down and equivalent 100 ohm differential RX load.

## Packaging Mechanical:



| Ordering Code | Package Code | Package Type | Operating Temperature |
| :--- | :--- | :--- | :--- |
| PI6CXG06F62aFBEIE | FBE | Pb-free \& Green, 48-pin LQFP | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

Notes:

1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
2. "E" denotes Pb -free and Green
3. Adding an " X " at the end of the ordering code denotes tape and Reel packaging
